|
NetLogic Microsystems, Inc. [NASDAQ: NETL] is constantly seeking qualified, dedicated and motivated individuals looking for their next career challenge. We offer competitive benefits and stock options!
| Design and Engineering |
|
| IDC 101
|
Software Engineer
Description:
Candidate will be a software engineer who has a good knowledge of efficient data structures and algorithms, loves C/C++ programming and scripting and is eager to learn. Requires BS/BTech with 2-4 yrs of relevant experience.
Location:
Bangalore
|
|
| IDC 102
|
Senior Software Engineer
Description:
This experienced software developer will design, implement and deliver sophisticated networking software that implements heuristics and algorithms for high speed packet processing with integrated circuits. The candidate should have a strong algorithmic background and should be proficient in C/C++ and shell scripting. The candidate must also be conversant with developing large amounts of software. Candidate will have a BS/B.Tech/BE with 6-8 yrs of experience. An MS/PhD in EE/CS with 6+ yrs of experience will be a plus.
Location:
Bangalore
|
|
| IDC 107
|
Verification Engineer
Description:
Candidates will have a B.E./B.Tech. (M.Tech. preferred) in a relevant field with at least 4 years of rich experience in logic verification. Candidates should be able to create verification plan document, develop verification environment, run regressions and debug. Candidates should be proficient in Verilog, C and scripting. Understanding of the industry standard simulators is a must. Knowledge of HVL’s is a plus. Knowledge of the overall ASIC design flow is required.
Location:
Bangalore
|
|
| IDC 108
|
Lead Software Engineer
Description:
We are looking for an experienced software technical lead for designing and implementing cutting edge software using innovative algorithms and architectures for high speed packet inspection and security functions with integrated chips. The person should have a strong team leading skills, algorithmic background and should be proficient in C/C++. Typically requires MS/PhD EE/CS with 8+ yrs of experience, or a BS/B.Tech/BE with 10+ yrs of experience.
Location:
Bangalore
|
|
| IDC 109
|
Software Validation Engineer
Description:
Software validation engineer, bachelors in CS/Engineering with 5 years of experience in the area of validating systems software. Examples of such software could be operating systems, protocol stacks, domain-specific libraries, software simulators, compilers or a mix of the above. Typically such software systems are large, support a wide set of features and have complex inter-dependent properties that make validating them a challenge.
The engineer should be able to independently define test plans, design tests and drive the process for testing. The engineer is not expected to run tests but be able to mentor/guide other junior engineers who will be involved in actually running tests. Should have very good command of the C-language, the ability to understand algorithms implemented in C and the ability to implement tests using C. Experience with Perl and other scripting languages is also necessary. Experience in testing with h/w boards is desirable.
|
|
| IDC 110
|
Verification Manager
Description:
Candidates will have a B.E./B.Tech. (M.Tech. preferred) in a relevant field with at least 12 years of rich experience in logic verification. Candidates should be able to create verification plan document, develop verification environment, run regressions and debug. Candidates should be proficient in Verilog, C and scripting. Understanding of the industry standard simulators is a must. Knowledge of HVL’s is a plus. Knowledge of the overall ASIC design flow is required. Capable of managing teams and projects.
|
|
 |
|
|
